## (19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 26 February 2004 (26.02.2004)

**PCT** 

# (10) International Publication Number WO 2004/017524 A1

(51) International Patent Classification<sup>7</sup>: H03M 13/41

(21) International Application Number:

PCT/IB2003/003507

(22) International Filing Date: 7 August 2003 (07.08.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

02292040.9 14 August 2002 (14.08.2002) EP

(71) Applicant (for all designated States except US): KONIN-KLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): PADIY, Alexander [RU/FR]; 156, boulevard Haussmann, F-75008 Paris (FR). SAWITZKI, Sergei [RU/FR]; 156, boulevard Haussmann, F-75008 Paris (FR).

(74) Agent: DE LA FOUCHARDIERE, Marie-Noëlle; Société Civile SPID, 156, boulevard Haussmann, F-75008 Paris (FR).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### **Published:**

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: PARALLEL IMPLEMENTATION FOR VITERBI-BASED DETECTION METHOD



(57) Abstract: The invention proposes a detection method for generating decisions corresponding to an input data sequence. The input data sequence is divided into overlapping blocks so as to provide a training region at the beginning of the blocks. Q consecutive blocks are processed in parallel by Q different Viterbi detection units. The decisions corresponding to the training region are discarded. And the remaining decisions are reordered to form a sequence of decisions. The training regions are used to initialise the path metric units and the backtracking array of the Viterbi detecting units. Additional Viterbi detecting units are needed to handle the overhead due to the overlaps. Applications: storage (optical storage systems such as CD, DVD, DVD+RW, Blu-ray; magnetic and magneto-optical storage systems), transmission systems (mobile, satellite).



5

10

15

20

25

#### PARALLEL IMPLEMENTATION FOR VITERBI-BASED DETECTION

#### FIELD OF THE INVENTION

The invention deals with a Viterbi-based detection method for generating decisions corresponding to an input data sequence. The invention also deals with a detection device implementing such a detection method, and with a player and/or recorder for a recorded and/or recordable carrier comprising such a detection device.

The invention also deals with a receiver intended for receiving an input data sequence through a transmission channel, said receiver comprising such a detection device. The invention also deals with a transmission system comprising such a receiver.

Such a detection method may be advantageously used in many applications, in particular in magneto, magneto-optical disc systems, hard drives, satellite and mobile transmission systems.

### BACKGROUND OF THE INVENTION

The Viterbi algorithm is known as the most efficient way of decoding convolutional codes. As explained in paragraph 7 of the book "Digital Baseband Transmission and Recording" by Jan W.M. Bergmans published in 1996 by Kluwer Academic Publishers, the Viterbi algorithm consists in reformulating the detection of a data sequence as the search for the shortest path through a trellis of states describing the behaviour of the convolutional code used to generate the data sequence.

Each transition T(i,j) is defined by an initial state i of the trellis and a branch j connecting this initial state to a subsequent state of the trellis. Each branch is uniquely associated with a code word of the convolutional code.

When receiving an input word  $z_k$ , the Viterbi decoder computes a branch metric BM(i,j,k) for each possible transition T(i,j). The branch metric BM(i,j,k) represents the distance between the input word  $z_k$  and the code word associated with the transition T(i,j).

The length of a path in the trellis is the sum of the branch metrics along that path. With a view to determining the shortest path through the trellis, a Viterbi detector keeps track, for each possible state i, of the surviving path P(i,k) that leads to that state, and of the associated path metric PM(i,k). Addition of the branch metrics BM(i,j,k) and of the path metrics PM(i,k-1) of the surviving paths leads to stage k from stage k-1. And of all extended

PCT/IB2003/003507

paths that lead to stage k, the one with the smallest path metric survives for each possible state i while the others are discarded.

It can be seen from the above that the Viterbi algorithm comprises a datadependent feedback loop that performs a so-called Add-Compare-Select operation. The speed of the Viterbi algorithm is intrinsically limited by this data-dependent feedback loop.

It is an object of the present invention to propose a Viterbi-based detection method and a detection device that overcome this limitation.

#### SUMMARY OF THE INVENTION

5

10

15

20

25

30

According to the invention, a detection method for generating decisions corresponding to an input data sequence comprises the steps of:

- dividing said input data sequence into overlapping blocks so as to provide a training region at the beginning of the blocks,
- distributing the blocks amongst Q parallel Viterbi detecting units so as to process Q consecutive blocks in parallel, thereby generating Q sets of decisions in parallel,
- discarding the decisions corresponding to said training regions,
- reordering the other decisions so as to generate at least one sequence of decisions.

In the detection method of the invention a training region is provided to each Viterbi detecting unit. This is achieved by dividing the input data sequence into overlapping blocks. In the regions of overlap the same data are available in at least two different Viterbi detecting units: one Viterbi detecting unit has them at the beginning of the block while the other one has them at the end of the block. The Viterbi detecting units use the overlap at the beginning of the block for training. The decision coming from the training regions are discarded. The final decisions are taken from the other Viterbi detecting unit which has the same data at the end of its block.

Providing a training region allows to avoid deterioration of the error rate while using Parallel Viterbi detecting units.

The proposed parallel implementation of the Viterbi algorithm allows to recover data at high speed from a carrier or a transmission system without requiring the use of expensive and power-consuming high clock rate digital hardware.

The proposed solution is particularly simple and flexible. It may be used with any type of Viterbi detecting units.

It is transparent to the rest of the system. Therefore it is easy to integrate in existing data flows within a chip. In particular, it is compatible with chips using parallel data processing. The embodiment claimed in claims 2 and 4 is directed to an integration into such chips: the detection device is designed to receive a number of parallel samples per clock cycle on its input and to generate a number of parallel decisions per clock cycle on its output.

### 5 BRIEF DESCRIPTION OF THE DRAWINGS

10

15

20

25

30

These and other aspects of the invention are further described with reference to the following drawings:

- figure 1 is a schematic diagram of a detection device according to the invention,
- figures 2 to 4 are illustrations of different implementations of the dividing step of a detection method according to the invention;
- figure 5 is a block diagram of the Viterbi detecting unit,
- figure 6 is a schematic diagram of a player according to the invention,
- figure 7 is a schematic diagram of a transmission system according to the invention.

### DESCRIPTION OF PREFERRED EMBODIMENTS

Figure 1 gives an example of a detection device according to the invention. It comprises an input unit IN, Q parallel Viterbi detecting units  $V_1, ..., V_Q$ , and an output unit OUT. The input unit IN receives an input data sequence IS. In the embodiment described in Figure 1, the input data sequence IS is organized in P parallel sequences  $I_1, ..., I_P$ . This is not restrictive.

The function of the input unit IN is to divide the input data sequence IS in overlapping blocks so as to provide a training region at the beginning of each block, and to distribute the blocks to the Q Viterbi detecting units so that Q consecutive blocks can be processed in parallel.

Examples of how to divide the input data sequence IS into overlapping blocks will be described later on with reference to Figures 2 to 4.

The Viterbi detecting units  $V_1, ..., V_Q$  output decisions from the blocks they receive. These decisions are forwarded to the output unit OUT.

The function of the output unit OUT is to discard the decisions corresponding to the training regions, and to reorder the other decisions so as to generate a sequence of decisions OS. In the embodiment described in Figure 1, the sequence of decisions OS is organized in P parallel sequences of decisions O<sub>1</sub>,...,O<sub>P</sub>, which again is not restrictive.

The number Q of Viterbi detecting units is given by Q=KP+M where:

- K is the number of clock cycles used by each Viterbi detecting unit to process a data symbol

PCT/IB2003/003507

of the input data sequence IS,

- M is the number of additional Viterbi units needed to handle the overhead due the training regions.

The value of K, P and M may vary depending on the requirements to be achieved.

5

It is to be understood that when the input data sequence IS is organized into P parallel sequences, the input unit IN virtually reconstitutes the input data sequence IS in order to perform the division into overlapping blocks. And in a similar way, the output unit OUT virtually constructs a single sequence of decisions from which the P parallel sequences of decisions are formed.

10

Figures 2 to 4 represent examples of divisions of the input data sequence into overlapping blocks. Four consecutive overlapping blocks K1, K2, K3 and K4 are represented. By way of example, if three Viterbi detecting units  $V_1$ ,  $V_2$  and  $V_3$  are used, blocks K1 and K4 are sent to the Viterbi detecting unit  $V_1$ , block K2 is sent to the Viterbi detecting unit  $V_2$  and block K3 is sent to the Viterbi detecting unit  $V_3$ .

15

In Figures 2 and 3 the same samples are available in two different Viterbi detecting units. In Figure 4 same the samples are available in two or three different Viterbi detecting units.

20

In Figure 2, each block comprises three regions: a first region in which it overlaps with the previous block, a second region without any overlap, and a third region in which it overlaps with the next block. In this case, the training region is the first region of each block. The number M of additional Viterbi detecting units needed here is lower than KP.

25

In Figure 3, each block comprises two regions: a first region in which it overlaps with the previous block and a second region in which it overlaps with the next block. In this case, the training region is also the first region of each block. The number M of additional Viterbi detecting units needed here is equal to KP.

30

In Figure 4, each block comprises five regions: a first region in which it overlaps with the two blocks that precede, a second region in which it overlaps with the previous block only, a third region in which it overlaps with the previous block and with the next block, a fourth region in which it overlaps with the next block only, and a fifth region in which it overlaps with the two blocks that follow. In this example, the training region corresponds to the first, second and third regions. The number M of additional Viterbi detecting units needed here is higher than KP and lower than 2KP.

A basic diagram of a Viterbi detecting unit is represented in Figure 5. It comprises a branch metric calculation unit BMU, a path metric calculation unit PMU and a backtracking array BKU. The backtracking array is responsible for storing the surviving path and for taking the decisions at each stage.

The training regions are used to initialise the path metric unit PMU and the backtracking array BKU. For storage applications, the size of the training region required to keep the error rate of the detection device unchanged compared with standard sequential Viterbi detection devices is small. Typically, it is in the order of 50 to 100 input samples: 30 to 50 input samples are used to initialise the backtracking array BKU while the remaining 20 to 50 input samples are used to initialise the path metric calculation unit PMU. Since only a small training period is required, the input data sequence IS can be divided into small blocks. Typically the size of the blocks is in the order of 250 to 500 samples for the existing optical storage systems.

Figure 6 gives a schematic diagram of an example of a player according to the invention. The player of Figure 6 is intended to play recorded media (for instance discs compliant with the standards CD, DVD, DVD+RW, Blu-ray...). It comprises:

- a reading unit RD intended to read data written on the recorded media DK,
- an equalizer EQ intended to filter the output of the reading unit RD,
- a detection device DV according to the invention,
- an error corrector COR intended to reduce the bit error rate, 20
  - a decoder DEC,

5

10

15

25

30

- and a playback unit PL.

Figure 7 gives a schematic diagram of a transmission system according to the invention. The transmission system of Figure 4 comprises a transmitter TR, a transmission channel CX and a receiver RR. The reception chain is similar to the reproduction chain described with reference to Figure 6: it comprises an equalizer EQ', a detection device DV' according to the invention, an error corrector COR', and an application unit APPL.

It is to be noted that the detection method of the invention may be implemented either in hardware or in software on a number of digital signal processors running in parallel. When implemented in software it doesn't require any shared memory nor high bandwidth inter-processor connections. This is an additional advantage of the invention.

With respect to the described detection method, detection device, player/recorder, receiver and transmission system, modifications or improvements may be WO 2004/017524 PCT/IB2003/003507

proposed without departing from the scope of the invention. The invention is thus not limited to the examples provided.

The word "comprising" does not exclude the presence of elements or steps other than those listed in the claims.

## **CLAIMS**

- 1. A detection method for generating decisions corresponding to an input data sequence, said detection method comprising the steps of:
- dividing said input data sequence into overlapping blocks so as to provide a training region at the beginning of the blocks,
- distributing the blocks amongst Q parallel Viterbi detecting units so as to process Q consecutive blocks in parallel, thereby generating Q sets of decisions in parallel,
  - discarding the decisions corresponding to said training regions,
- reordering the other decisions so as to generate at least one sequence of decisions.

10

20

25

5

- A detection method as claimed in claim 1, wherein said input data sequence is organized in P parallel data sequences and said reordering step generates P parallel sequences of decisions corresponding to said P parallel data sequences.
- 15 3. A detection device for generating decisions corresponding to an input data sequence, said detection device comprising an input unit, Q parallel Viterbi detecting units, and an output unit,
  - said input unit being designed for dividing said input data sequence into overlapping blocks so as to provide a training region at the beginning of the blocks, and for distributing the blocks amongst said Q parallel Viterbi detecting units so as to allow the processing of Q consecutive blocks in parallel,
  - said Q parallel Viterbi detecting units being designed for generating Q sets of decisions in parallel,
  - and said output unit being designed for discarding the decisions corresponding to said training regions, and for reordering the other decisions so as to generate at least one sequence of decisions.
    - 4. A detection device as claimed in claim 2 wherein said input unit is designed to receive and process P parallel data sequences forming said input data sequence, and said

8
Output unit is designed for generating P parallel sequences of decisions corresponding to sai


PCT/IB2003/003507


WO 2004/017524


output unit is designed for generating P parallel sequences of decisions corresponding to said P parallel data sequences.


- A player and/or recorder for a recorded and/or recordable carrier, comprising a
   reading unit for reading said carrier and generating an input data sequence, and a detection device as claimed in claim 3 or 4 for generating decisions corresponding to said input data sequence.
- 6. A receiver intended for receiving an input data sequence through a transmission channel, said receiver comprising a detection device as claimed in claim 3 or 4 for generating decisions corresponding to said input data sequence.
  - 7. A transmission system comprising a receiver as claimed in claim 6.

WO 2004/017524 PCT/IB2003/003507









WO 2004/017524 PCT/IB2003/003507






FIG.2




FIG.3




FIG.4

# INTERNATIONAL SEARCH REPORT

PCT/IBT03/03507

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H03M13/41					
According to International Patent Classification (IPC) or to both national classification and IPC					
	SEARCHED cumentation searched (classification system followed by classification	on symbols)			
IPC 7 HO3M					
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched					
Electronic data base consulted during the international search (name of data base and, where practical, search terms used)					
EPO-In	ternal				
C. DOCUMENTS CONSIDERED TO BE RELEVANT					
Category °	Citation of document, with indication, where appropriate, of the rele	evant passages	Relevant to claim No.		
X	FETTWEIS G ET AL: "FEEDFORWARD ARCHITECTURES FOR PARALLEL VITERB DECODING"  JOURNAL OF VLSI SIGNAL PROCESSING FOR SIGNAL, IMAGE, AND VIDEO TECH KLUWER ACADEMIC PUBLISHERS, DORDR vol. 3, no. 1 / 2, 1 June 1991 (1991-06-01), pages 1 XP000228897  ISSN: 0922-5773  paragraph '2.4.!; figure 5  paragraph '3.1.!; figure 6  paragraph '3.2.!; figures 7,10	SYSTEMS NOLOGY, ECHT, NL,	1-7		
Further documents are listed in the continuation of box C.  Patent family members are listed in annex.					
"A" document defining the general state of the art which is not considered to be of particular relevance  "E" earlier document but published on or after the international filing date  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or other means  "P" document published prior to the international filing date but		'T' later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention  'X' document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone  'Y' document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.  '&' document member of the same patent family  Date of mailing of the international search report			
10 December 2003 17/12/2003					
Name and mailing address of the ISA		Authorized officer			
European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Farman, T			

# INTERNATIONAL SEARCH REPORT

PCT/IB-03/03507

C.(Continu	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Α .	DIVSALAR D ET AL: "Multiple Turbo Codes for Deep Space Communications" TDA PROGRESS REPORT, no. REP 42-121, 15 May 1995 (1995-05-15), pages 66-77, XP002251816 figure 4	2,4
A .	BLACK P J ET AL: "A 1-GB/S, FOUR-STATE, SLIDING BLOCK VITERBI DECODER"  IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE INC. NEW YORK, US, vol. 32, no. 6, 1 June 1997 (1997-06-01), pages 797-805, XP000723402 ISSN: 0018-9200 the whole document	1-7
A .	WORM A ET AL: "VLSI architectures for high-speed MAP decoders" PROCEEDINGS OF 14TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, BENGALORE, INDIA, IEEE, 3 - 7 January 2001, pages 446-453, XP010531492 the whole document	1-7